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Abstract: - Contemporary processors have reached a bewildering level of complexity featuring
multiple execution pipelines, out-of-order instruction issuing, speculative execution, various pre-
diction components and cache memories. The performance of these components is sometimes not
well understood. To facilitate the analysis of these components, we propose the use of formal
models of these components. Hereby, we aim to lay a formal basis for reasoning on processor
components and to formally proove their properties. In this paper, we develop an operational
semantics of cache memories and show how it describes operational aspects of caches.
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1 Introduction
State-of-the-art processor feature several 100
millions of transistors, yielding an extremely high
level of complexity. As processors are composed of
semi-independent parts (e.g. pipelines, instruction
queues, caches, branch predictors) gaining insight
is facilitated by studying each component in sep-
aration. However, each of these components gains
in complexity as the research field matures. E.g.
very few peoply really understand all the intricate
details of modern branch predictors [2, 3, 5]. This
inherent complexity hampers insight and may slow
new research findings as well as wide-spread adop-
tion of these techniques.
With high degrees of complexity, it becomes dif-
ficult to make hard claims about the performance
of the structure. Hard claims are essential when
reliability, dependability or real-time constraints
are concerned. In such cases it does not suffice
to show an average performance. Rather, it is
required that one prooves that a minimum per-
formance will be obtained with a minimum guar-
anteed probability. For these reasons, we develop
formal models of processor components. The goal
of these models is to reason about these compo-
nents and to formally proove their properties.
This paper presents a formal model of caches
specified using operational semantics. Caches are
well understood, which is why our first attempt
is applied to caches: we have sufficient knowledge
to debug our models and to steer the construc-
tion of the model in the right direction. We claim
without proof that this model can also be readily
applied to branch predictors as well as other types
of predictors.
2 Basic Model
Following [4], we shall formally describe the
computation of a program as a structured com-
bination of elementary steps. In this approach,
steps are characterized as moves from snapshots of
the execution to snapshots of the execution. Such
a snapshot varies from one language to another
as well as from what is observed. In our context
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of memory structures, we shall consider snapshots
as pairs composed of the content of the memory
structure and of the sequence of instructions ac-
cessing this structure. Formally, the set of situa-
tions Ssit is defined as follows
Ssit ::= Stable × Ssinst
where the set of memory structures Stable and the
set of instructions Sinst are themselves defined be-
low.
2.1 Notations
In order to do so, we first introduce some aux-
iliary notations.
Definition 1 Let E be a set. We subsequently de-
note by E<ω the set of finite sequences of elements
of E. The empty sequence is denoted by λ. The
sequence obtained by prepending element e to the
sequence S is denoted as e.S.
Definition 2 The set of booleans is subsequently
denoted by B. Moreover, we shall denote by B the
set B<ω.
Note that numbers in a binary representation
have their least-significant bits at the head of
the sequence, i.e., the decimal number 13 is
represented in 2-complement binary notation as
(1.(0.(1.(1.λ)))).
2.2 The Trace of Instructions
The instructions in a program are executed se-
quentially: each instruction operates on the pro-
cessor state as it is left by the instructions exe-
cuted before it. The sequence of executed instruc-
tions characterises the execution of the program.
The presented methodology departs from this se-
quence or trace of instructions. Each instruction
is identified here by three items:
• the instruction address namely the value of
the program counter,
• the argument address namely the memory to
be addressed in a load/store instruction or the
branch target address in a branch instruction
• additional information to be specified in spe-
cific context (e.g., the true branch direction)
At most two of these items are required at the
same time. E.g., a data cache is accessed with
the memory address and an instruction cache is
accessed with the program counter. The addi-
tional information indicates whether a load or a
store is performed. It suffices to have two fields,
namely an identifier field that identifies the cell
in the table that will be accessed, and the data
field that represents the data that will be stored
there. Depending on the cache that is modelled,
we place different information in the identifier and
data fields. Both items are essentially sequences
of bits. We can therefore define their sets as B.
As a result, the set of instructions Sinst is defined
as follows:
Sinst = B × B
As we shall consider sequential programs only,
instructions will be taken in sequences. The set
Ssinst can thus be defined as follows.
Ssinst = (B × B)<ω
2.3 Tables
Caches are modelled as tables. A table has S
rows and A columns. Each element in the table
is composed of an address argument and a predic-
tion information relevant to the type of prediction
performed. We shall formally define such a table
as a function that given a row number returns a se-
quence of information about the cells on that row
of the table. The cell information is defined as a
pair of sequences of bits. To make the framework
simple, we define the cache as
Crow = (B × B)<ω
Ctable = N → Crow
with the understanding that if the given row or
column exceeds those indicated by S and A then
the undefined value ⊥ is returned. Moreover, by
abuse of language, we use ⊥ to denote the cache
with all cells undefined.
The tables are operated by means of three func-
tions. First an index function is used to determine
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which row of the table is affected by an instruc-
tion. Such a function is thus of type
Index = B → N
Second, an output function determines the value
read from the table based on the contents of the
set:
Output = Crow × Sinst → B
The output function either returns the value read
from the memory or any value computed thereon
(e.g., the prediction in case of a predictor). Third,
an update function is used to modify the row as a
result of the execution of the instruction. It is of
type
Update = Crow× Sinst → Crow
Summing up, caches are characterized by six
features: the number of rows (S), the number of
columns (A), the contents of the cells (C), the in-
dex function (I), the output function (O) and the
update function (U). This leads to the following
formal definition of the set of caches Stable:
Stable = N×N×Ctable×Index×Output×Update.
2.4 Operational semantics
Given the above formal definitions, the execu-
tion can be defined as sequences of small steps.
The allowed small steps are characterized formally
by the relation →. Intuitively, (X,R) → (X ′, R′)
means that the computation moves from the state
described by cache X and sequence of instruc-
tions R to the new state described by cache X ′
and sequence of instructions R′. To capture cache
misses, we introduce a label on the arrow: µ is
used to denote a cache miss and ν to indicate no
cache miss.
Formally, the relation → is defined as the small-
est relation of
Stable× Ssinst× {µ, ν} × Stable× Ssinst
that satisfies the following properties:
< (S,A,C, I,O, U), (id, data).R >
µ
→ < (S,A,C ′, I, O, U), R >
if


c = C(I(id))
c′ = U(c, (id, data).R)
C ′ = C overriden with I(id) → c′
O(c, (id, data)) = data


< (S,A,C, I,O, U), (id, data).R >
ν
→ < (S,A,C ′, I, O, U), R >
if


c = C(I(id))
c′ = U(c, (id, data).R)
C ′ = C overriden with I(id) → c′
O(c, (id, data)) 6= data


The operational semantics
O : Ssinst → {µ, ν}<ω
is then defined as the sequence of labels produced
during the computation: for any sequence of in-
structions R,
O(R) = x1 · · · xn
such that
<⊥, R >
x1→< CC1, R1 >
x2→ · · ·
xn→< CCn, λ >
3 Application to Caches
The model described in the previous section
is general enough to define all caches and vari-
ous predictors, such as branch predictors, value
predictors, dependence predictors, etc. In this
section, we apply the model to describe direct
mapped and set-associative caches [6].
A cache is a small memory that holds the data
or instructions that were most recently used by the
processor. Because the cache is much smaller than
the main memory, only part of the data can be
stored in the cache at the same time. When a data
item is requested by the processor, the address of
the data is used to perform an associative search
through the cache, i.e., the cache is searched for
a block of data that is tagged with the requested
address. Every block of data has the same size,
namely B bytes, and its starting address is aligned
(i.e., it is a multiple of B).
Either instructions or data can be fetched from
the cache. Instructions are identified using the
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program counter, while data is identified using the
memory address that is specified by the load/store
instruction. Hence, the identifier field of the el-
ements in the trace is either equal to program
counter (instruction fetches) or the data memory
address (data loads and stores). The data field
in the trace is always 1 to facilitate counting the
number of hits and misses. The output function
returns a 1 on a cache hit and a zero on a cache
miss. This value is compared to the data field in
the trace to select between a µ and ν transition.
Thus, when a cache hit occurs, we take a ν transi-
tion and when a miss occurs, we take µ transition.
3.1 Direct Mapped Caches
The direct mapped cache is organised as a ta-
ble with S rows and one column. Every row can
hold one block of data and also stores the address
of that block (Fig˙ 1). To limit the search time,
every block of data can be stored in only one row
of the cache. This row is determined by the in-
dex function, that maps the address into the range
0 . . . S − 1. When the row pointed to by the in-
dex function holds the requested block, then that
block is read from the cache and the requested
words are extracted from the block. If the data is
not present in that row then the cache does not
hold the data at all. It is subsequently fetched
from the main memory and replaces the block in
the designated row.
A direct mapped data cache with B-byte cache
blocks and S sets is defined as:
Cdm = (S, 1,⊥, Icache, Ocache, Udm)
It is assumed that S and B are powers of 2. The
index function selects the row where the block is
potentially stored. It has the responsibility to dis-
perse active blocks of data equally over all sets of
the cache, such that the cache is efficiently used. A
commonly used index function selects the log2(S)
lowest address bits of the block offset, i.e., the low-
est log2(B) address bits are dropped and the next
log2(S) bits are used as row selector. This method
of indexing is so frequently used that we define the
function bitsel for convenience:
bitsel(id, blocksize, sets) =cid÷blocksizeblog2(sets)
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Figure 1. Indexing into a direct mapped cache
with 32 byte blocks. It is assumed that ad-
dresses are 32 bits long.
For numbers in a binary representation, dividing
by a power of two corresponds to removing the
log2(n) low-order bits, so we define S÷n in terms
of an operator on sequences:
S ÷ n = drop(S, log2(n))
where the auxiliary function drop(S, n) drops the
first n elements (i.e., the low-order bits) from the
sequence S. The auxiliary function cSbn truncates
the sequence S to the first n elements. The in-
dexing function for a data access is now given by
Equation 1.
The output function returns a 1 on a hit and
a 0 on a miss (Equation 2). The update function
always overwrites the cell with the requested cache
block. Hence, the row of the table contains the
referenced cell (Equation 3).
3.2 Set-Associative Caches
Set-associative caches reduce miss rates by in-
creasing the number of columns of the table. In
order to keep the table size constant, the number
of rows is proportionally decreased. This design
introduces more freedom to place blcoks: every
block can be stored in every cell of the row in-
dicated by the index function. The number of
4
The index function:
Icache((id, data)) = bitsel(id,B, S) (1)
The output function:
Ocache(λ, (id, data)) = 0
Ocache((sid, sdata).S, (id, data)) = 1 if sid = id÷B
Ocache((sid, sdata).S, (id, data)) = Ocache(S, (id, data)) otherwise
(2)
The update function:
Udm(C, (id, data).R) = (id÷B,⊥).λ (3)
Figure 2. Operational semantics of a direct mapped cache
such cells is called the degree of associativity of
the cache. Fig˙ 3 shows a two-way set-associative
cache. Every block can be stored in either column
0 or column 1. When a block is loaded into the
cache, then it has to be decided which cell in the
target row will be overwritten with the new block.
This task is the responsibility of the replacement
policy and we model it here as part of the update
function. The choice of replacement policy can
have a large impact on the miss rate of the cache.
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Figure 3. A two-way set-associative cache
with 32 byte blocks.
In practice, desktop and high-performance pro-
cessors contain level-1 caches in the range of 8 to
64kB, have 32 or 64-byte blocks and have a degree
of associativity varying from 1 (direct mapped) to
4. The replacement policy is always kept simple:
it is either a simplified variant of the LRU policy
or a round-robin policy (similar to FIFO).
A set-associative cache with S sets, B byte
blocks and a degree of associativity equal to A
is defined as:
Csa = (S,A,⊥, Icache, Ocache, Usa)
where Icache and Ocache are defined above for di-
rect mapped caches. Usa can be defined in various
ways for set-associative caches.
A common update policy is the least recently
used replacement policy (LRU), overwriting the
block that was least recently referenced. Hereto,
we place all blocks in the same row in a sequence,
with the most recently referenced block in the first
position and the least recently referenced block in
the last position. Thus, when the referenced block
is present in the cache, then it is removed from the
sequence and inserted again at the front. If the
block is not present, it is simply inserted at the
front. The LRU policy is defined by Equation 4
where the auxiliary delete(a, S) deletes all occur-
rences of the element a from the sequence S, while
leaving all other elements in their original order.
The first-in first-out policy (FIFO) overwrites
the cell that was least recently loaded. The cells in
the sequence for one row of the table thus matches
the order that the blocks were loaded. If a block
is referenced and it is present in the cache, then
the order of the blocks is unchanged (Equation 5).
4 Related Work
Young, Gloy and Smith [8] present a formal
model of branch predictors. They split a stream of
(address, branch direction) pairs into substreams
and predict each substream by a single 2-bit sat-
urating counter. The divider is the crucial part in
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The update function for the LRU replacement policy:
Usa,LRU (S, (id, data).R) =c(id÷B,⊥).delete((id ÷B,⊥), S)bA (4)
The update function for the FIFO replacement policy:
Usa,FIFO(S, (id, data).R) = S if (id÷B,⊥) ∈ S
Usa,FIFO(S, (id, data).R) = c(id ÷B,⊥).SbA otherwise
(5)
Figure 4. Operational semantics of replacement policies for a set-associative cache.
their model and they analyze several alternatives
for the divider.
Another formal approach to branch prediction
was made by Emer and Gloy [1]. They formally
model components typically used in branch pre-
dictors and specify a language to combine these
components. Finally, they use a genetic optimiza-
tion algorithm to find the best branch predictor
for a particular trace. They find several weird
branch prediction structures that may be more
cost-effective than commonly used structures.
Weikle et al. [7] develop the TSPec formal
specification language to specify memory address
traces. Furthermore, they view caches as filters
on traces, i.e., the trace of cache misses is simply
a subset of the original trace. Cache miss rates
can be computed by computing the filtered trace
of misses and then counting its length.
5 Conclusion and Future Work
This paper presents a formal model of caches
as they are typically used in computer architec-
tures. The formal model unambiguously describes
the behavior of caches. Future work is to use these
models to formally predict properties of caches.
We also want to apply this model to branch pre-
dictors and proove properties about these struc-
tures. We believe that these formal models will
aid in prooving properties of these and more com-
plex hardware components, which is relevant to
reliability, dependability and real-time execution
constraints.
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